



**PATENT** 

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re: Proebsting et al. Serial No.: 10/643,208 Filed: August 18, 2003

Group Art Unit: 2812 Examiner: To Be Assigned Confirmation No.: 4050

INTEGRATED CIRCUTI DEVICES HAVING PRECISION DIGITAL DELAY LINES

**THEREIN** 

Date: August 11, 2004

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

## FOURTH SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

Sir:

Attached is a list of documents on Form PTO-1449, together with a copy of any listed foreign patent document and/or non-patent literature. A copy of any listed U.S. patent and/or U.S. patent application publication is not provided herewith in accordance with the waiver by the U.S. Patent and Trademark Office of requirements under 37 C.F.R. § 1.98(a)(2)(i) for all U.S. national patent applications filed after June 30, 2003 and for all international applications that have entered the national stage under 35 USC § 371 after June 30, 2003.

It is requested that these documents be considered by the Examiner and officially made of record in accordance with the provisions of 37 C.F.R. § 1.56 and Section 609 of the MPEP.

No fee is believed due. However, the Commissioner is hereby authorized to charge any deficiency or credit any overpayment to Deposit Account No. 50-0220.

Respectfully submitted,

istration No. 36,925

Myers Bigel Sibley & Sajovec, P.A.

P. O. Box 37428

Raleigh, North Carolina 27627 Telephone: (919) 854-1400 Facsimile: (919) 854-1401

Customer No. 20792

## **CERTIFICATE OF MAILING**

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on August 11,

Patent and Trademark Office					Attorney Docket Number 5646-81			Serial No. 10/643,208
3 200 LIST OF DOCUMENTS CITED BY APPLICANT								
	(L	Jse several sheets i	f necessary)					
FNARY COSC SEVERAL SHEETS IT HECCESSALY)					Applicants: Proebsting et al.			
					Filing Date: August 18, 2003			Group 2812
		U. S.	PATENTS & F	PATENT APPL	ICATION PUE	BLICATIONS		
Examiner Initial		Document Number	Date	Name		Class	Subclass	Filing Date if Appropriate
	1	6,539,072	03-25-03	Donnelly et al.		375	371	
	2	6,125,157	09-26-00	Donnelly et al.		375	371	
	3	5,614,855	03-25-97	Lee et al.		327	158	
	4	5,485,490	5,485,490	Leung et al.		375	371	
								A
		- <del></del>	FORE	IGN PATENT I	OCUMENTS			
		Document Number	Date	Country		Class	Subclass	Translation Yes   No
				<u> </u>				
			<u> </u>					
		OTHER DO	CUMENTS (I	ncluding Author	, Title, Date, P	ertinent Pages	s, Etc.)	
	5	Lee et al., "A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM," IEEE Journa of Solid-State Circuits, Vol. 29, No. 12, December 1994, pp. 1491-1496						
					•			
				-	-			
				<del>-</del>			•	